

Pano Upper Board Schematic

Page	Description
1	Title Page
2	Video DAC
3	USB Host Controller
4	USB Interface
5	Audio Interface
6	FPGA Ethernet Interface
7	Ethernet Phy & Port
8	Power Supply Monitoring
9	FPGA Configuration
10	FPGA Debug & Pixel Clock
11	FPGA Power and Decoupling
12	DDR DRAM Interface
13	Connection to Lower Board


INSTALLED PROPERTY

All parts on this schematic are labeled with an "INSTALLED" property. The value is one of the following:

Null	Part is installed on the board
Blank	Part is installed on the board
NI	Footprint exists on the board, but part is not installed
PCB	Schematic symbol represents a feature of the PCB, no part goes at this location.
DBG	Installed in lab for debug purposes only. Removed for production.

Rev	Date	Pages	Description of Changes
00	1/26		Release to Fab
	2/9	9 7 11	Fix FAN1117 resistor positions Fix Ethernet strapping/LED circuit Fix Dip Switch high side voltage to 1.8V
	2/19	11 8 6	Ground Mounting holes Remove RS232 serial port Remove Smart Card Feature
	2/22	8 4, 5, 12 10 6 7	Remove PS/2 ports Sub Alum Electrolytic Capacitors for cost Sub switch for jumper R2R Resistive DAC experiment
	2/26	9 12 2 7	Remove linear regulator for Video AVDD Downsize 1.8V & 2.5V linear regulators Downsize capacitors around FPGA (100uF -> 10uF) Replace ferrites on synch signals with resistors Remove R56 and R59 (previously DNS)
	2/27	4, 10, 11 numerous	Replace PS/2 ports New LED symbol to flip device Update FPGA symbol pins
	2/28	numerous	Update FPGA symbol pins
	3/1	10 8 3 2 11	add back the jumper correct typo in R2R DAC Remove pullups on rdn,wrn gnd or tie vcc various pins (remove resistors) on THS8135 reduce resistor value on LEDs
	3/7	11 2 8	change to 1208 right angle LEDs add pullup to FPGA side of DDC SDA, change to 4.7k values add pullup to SDA to clock synthesizer
	3/8	10	add stake pins to allow spi prog after snap off removed
	3/9	4	change cap shape name to c size
	3/11	11 7	add third mech. pad for SMT right angle LED change clock PLL to use OUT2 change 100mhz osc series term to 0 ohms
	3/11	13	remove series terms on address/cmd bus to DDR
	3/11	3	connect ISP1760 REV5V to V5V0
	3/27	4	Remove LEDs on USB power, add gate resistor and capacitor to slow USB turn on & prevent power dip
	3/28	11	Add Push Reset L signal to FPGA
	3/29	13	Change DOS termination from midpoint to dual src
P3	4/24	13 7 7 9 10 2 7 7 7 7 8 9 3 & 6 3 12 3 3 5 7 & 11 2 13	Move DQS2 to pin J15 (P2-2) Add Schematic Text to explain built in LDOs. Change Ethernet Reset to be driven from FPGA. (P2-3) Add pull-up resistor on Push_Reset_L (P2-3) Remove RI23 from FPGA_PROG_B Net. Changed Bus Name FPGA_GREEN[7:0] to FPGA_RED[7:0]. Moved RJ45 LEDs to V3V3. Add no-load resistor to support KS8001L Add Clock Line from FPGA to replace Crystal Add pull-down resistor on ETH_RSTN. Add pull-down resistor on FPGA_CODEC_RESET Add EMI Filter and Reverse Protection Diode to Input Power. Add pull-down resistor on FPGA_USB_RESET_L Renamed VGA_RED, GREEN, and BLUE to be VGA_R, G, and B to avoid conflict with bus names. Removed FPGA_DDC_EN signal, tied high instead. Decreased the value of RI29 and RI30, and added luf to VREF generation circuit. Added buffers to HSYNC & VSYNC, Changed Series Term Value, and removed extraneous ESD Clamp. R27 & R29 are now pull-ups. Added 10uF Cap, 221ohm Resistor, and HEADSET_DET Eth det signal Added Polyfuse on DDC 5V Removed Debug Features throughout Changed DDR Clock Termination and added provision for LVCNOS signalling

Rev	Date	Pages	Description of Changes
P4	5/18		Moved some circuitry to lower board Added extensive power monitoring
P4	7/2/07		Released
	8/11/07	13 13 13 10 17	Added FFT, R, and C to filter out red LED flash during reset. Added RI48 to keep LM809 powered during use. Separated V2V5_REF and V3V3_REF. Added RI49 on FPGA_CODEC_SCLK. Marked DDR Clock destination termination components as NI
P5	8/12/07		Released
P6	9/13/07		Released, only title block changes, as P6 was simply a layout change.
P7	11/17/07	5 3	USB ESD Changes Added more bypass on V3V3
A	11/19/07	3	Changed bypass scheme on VREG_1V8 to resemble NXP's reference design.
B	2/7/08	12 12 3	Connected DM lines, removed R83 and R34. Uninstalled (debug feature) FPGA Programmed LED to save cost Uninstall RI156 to select proper voltage for USB controller. This was done on rev A, but was wrong in the schematic. Remove 0 ohm resistor RI16, and tie VGA_AVDD rail directly to 3.3V.
C	6/19/08	4 4 10 3, 4 4	Added 3 port HUB between NXP and external USB connectors. Added Maxim USB power switch with max Iout = 700ma Added control for new USB hub to previously unused FPGA pins Updated NXP USB Controller to TFEGA package Added pull-ups on Clk En input of Hub and Pwr En inputs of USB power switches. Removed filter cap on OCS3 input of NXP Added series R to 24MHz Clk output to USB hub. Added FS flag from USB hub.
C		3 4, 10	Combined Rpack pull-ups on upper USB_D databus into a single pull-up to allow for via breakout space on board. Updated reference designators to ensure no overlap between Rev B and Rev C boms.
C1	8/11/08	4	Changed R501-503 to 221 ohms and tied to 5V Added R900-R903.
D	1/14/09 1/14/09	7 13	Added filter to RJ45 LEDs. Modified board to board connector pinout.



TitlePano Upper Board




SizeB


Document Number485-0001-0010

RevD


Date: Friday, January 23, 2009Sheet1 of 13

VGA Pixel Clock Generation





Title	
Pano Upper Board	
Size	Document Number
B	485-0001-0010
Date:	Rev
Friday, January 23, 2009	D
Sheet	2 of 13



Usb Connector Side Interface and power

Title

Pano Upper Board


Size


Document Number

Rev

Date

Using I/O pins 1 and 6 so that NUP201MR6T1G (2 channel part) can be used if desired.





U12 can be one of two PHY chips:
KS8721BL48-LQFP or KSZ8001L.


If it is the KS8721BI, then there is an integrated LDO that generates 2.5V from 3.3V. Input on pin 7 & 24, output on pin 38. This part requires 2.5V on pins 31, 42, 13, and 47, as well as the transformer center taps. It requires 3.3V on 7 & 24.

If it is the KSZ8001L, then there is an integrated LDO that generates 1.8V from 3.3V. Input on pin 7 & 24, output on pin 13. This part requires 1.8V on pins 31 & 47. 42 is NC. It requires 3.3V on 7, 24, and 38 and the transformer center taps.

Loading Options:

KS8721BL48-LQFP:
Load R58.
Unload R301.

KSZ8001L:
Unoad R58.
Load R301.



n	Strapping Options	Normal Pin Function	Default if floated	Strap
5,4,3	Phyad[4:1]	RXD[0:3]	0000	none
	Phyad0	INT_N	1	none
	Pcs_Lpbk	RXDV	disable	none
	Iso	RXER	disable	none
	Rmii	COL	disable	none (DNS)
	Rmii_Btb	CRS	disable	none
	Spd100	LED1	100m	none
	Duplex	LED2	full	none
	Nwayen	LED3	enable	none
	PD_N	PD_N	power up	none




Micrel 8721/8001 ethernet transceiver

Pano Upper Board


Size	Document Number	Rev
D	405-0004-0010	D

ate: Friday, January 23, 2009	Sheet 7 of 13
-------------------------------	---------------

Assume V_{in} is up to 10% high (5.5V), bottom resistor is 1% high and top resistor is 1% low when calculating thresholds. Thresholds are set 5% below nominal voltage.




BSS138 will not turn on until VCS2=800mV
 VSV0_SLOW won't reach 800mV until at least 899ms after power on.
 This ensures that there is no flash of the red LED at power on.
 If there is a fault in one of the power supplies (other than
 5V) the red LED will illuminate 899ms after power is
 applied, and stay lit.




System Reset and Power Rail Monitoring














Power and Reset		
Title		
Pano Upper Board		
Size B	Document Number 485-0001-0010	Rev D
Date: Friday, January 23, 2009		Sheet 8 of 13








Title		Pano Upper Board	
Size	Document Number	Rev	
B	485-0001-0010	D	
Date:	Friday, January 23, 2009	Sheet	10 of 13



FPGA to DRAM	
Title	
Pano Upper Board	
Size B	Document Number 485-0001-0010
Date: Friday, January 23, 2009	



FPGA to DRAM	
Title	
Pano Upper Board	
Size B	Document Number 485-0001-0010
Date: Friday, January 23, 2009	



This is a PCI-E x1 Connector being used for our purposes. Pin names are PCI-E names, and are irrelevant for the TrueClient Design.



Connection To Lower Board

Pano Upper Board

Size B Document Number 485-0001-0010 Rev D

Date: Friday, January 23, 2009 Sheet 13 of 13